|
#define | REG_APBP_ARM_STAT (*(vu16 *)0x80D8) |
| APBP ARM-side Status (mirror of ARM9 Port 400430Ch) (R)
|
|
#define | REG_APBP_CMD0 (*(vu16 *)0x80C2) |
| APBP ARM-to-DSP Command 0 (R)
|
|
#define | REG_APBP_CMD1 (*(vu16 *)0x80C6) |
| APBP ARM-to-DSP Command 1 (R)
|
|
#define | REG_APBP_CMD2 (*(vu16 *)0x80CA) |
| APBP ARM-to-DSP Command 2 (R)
|
|
#define | REG_APBP_CONTROL (*(vu16 *)0x80D4) |
| APBP Control (R/W)
|
|
#define | REG_APBP_PCLEAR (*(vu16 *)0x80D0) |
| APBP ARM-to-DSP Semaphore Ack Flags (W?)
|
|
#define | REG_APBP_PMASK (*(vu16 *)0x80CE) |
| APBP ARM-to-DSP Semaphore Interrupt Mask (R/W)
|
|
#define | REG_APBP_PSEM (*(vu16 *)0x80CC) |
| APBP DSP-to-ARM Semaphore Set Flags (R/W)
|
|
#define | REG_APBP_REP0 (*(vu16 *)0x80C0) |
| APBP DSP-to-ARM Reply 0 (R/W)
|
|
#define | REG_APBP_REP1 (*(vu16 *)0x80C4) |
| APBP DSP-to-ARM Reply 1 (R/W)
|
|
#define | REG_APBP_REP2 (*(vu16 *)0x80C8) |
| APBP DSP-to-ARM Reply 2 (R/W)
|
|
#define | REG_APBP_SEM (*(vu16 *)0x80D2) |
| APBP ARM-to-DSP Semaphore Get Flags (R)
|
|
#define | REG_APBP_STAT (*(vu16 *)0x80D6) |
| APBP DSP-side Status (R)
|
|
Host Port Interface (APBP aka HPI)